Abstract-This letter analyzes how the efficiency of boost dc/dc converters operating in burst mode under light-load conditions can be improved by an appropriate selection of the inductor current that transfers energy from the input to the output. A theoretical analysis evaluates the main power losses (fixed, conduction, and switching losses) involved in such converters, and how do they depend on the inductor current. This analysis shows that there is an optimal value of this current that causes minimum losses and, hence, maximum efficiency. These theoretical predictions are then compared with experimental data resulting from a commercial boost dc/dc converter (TPS61252), whose average inductor current is adjustable. Experimental results show that the use of the optimal inductor current, which was around 340 mA for an output voltage of 5 V, provides an efficiency increase of 7%.
I. INTRODUCTION

M
ANY portable devices operate in low-power standby modes for most of the time and, thereby, increasing the efficiency of voltage regulators under light-load conditions (i.e., for load currents of a few mA) is crucial for extending the battery lifetime. Regrettably, switching dc/dc converters with a pulse-width modulation (PWM), which involves a fixed switching frequency, have a low efficiency (say, lower than 60% [1] ) at light loads mainly due to switching losses. To cope with this limitation, the efficiency of PWM converters can be improved by dynamically adjusting: 1) The gate driving voltage [2] , [3] , 2) the size of the switching transistors [4] , [5] , and 3) the number of active phases (i.e., phase shedding) in multiphase dc/dc converters [6] . Soft-switching techniques, such as zero-voltage switching and zero-current switching, have also been proposed to reduce switching losses due to the voltage-current overlap in low-power [7] and medium-power [8] dc/dc converters.
Another way to tackle the light-load efficiency is the use of a hybrid control, whereby the converter operates in PWM at heavy loads, but it switches to a variable-frequency mode, such as pulse-frequency modulation (PFM) or burst mode (BM), at light loads. In PFM, the switching frequency is scaled down with the load current, thus reducing the switching losses at light loads. Two PFM-based approaches operating in discontinuous conduction mode (DCM) have been proposed [9] : 1) constant on-time [10] , which can also be dynamically adapted [11] , and 2) constant peak inductor current [12] . In both cases, there is an optimal value of on-time and peak current that leads to maximum efficiency [9] . In BM (also known as pulse-skip mode), the transistors of the switching dc/dc converter are cyclically switched ON and OFF at a fixed frequency (the same as in PWM) during an active period resulting in a burst of energy pulses transferred to the output, but they are permanently in OFF-state during an inactive period [13] . The lower the load current, the longer the inactive period and, hence, lower the equivalent switching frequency. This principle has also been applied to improve the light-load efficiency of resonant dc/dc converters [14] . Two techniques have been proposed to control the burst in active period [15] : 1) Constant duty cycle [13] ; and 2) constant average (or peak) inductor current [16] , which has been applied in many commercial dc/dc converters, such as TPS6120x, LT1303, L6920, and STBB1-AXX. Experimental results using the latter technique showed that the efficiency in continuous conduction mode (CCM) was higher than in DCM [16] . However, unlike what happens in PFM, the optimal value of inductor current that provides maximum efficiency in BM-CCM has not been analyzed so far. This is evaluated herein for a boost dc/dc converter, showing that an appropriate selection of that current can provide an efficiency increase of 7%.
II. OPERATING PRINCIPLE
A schematic of a synchronous boost dc/dc converter is shown in Fig. 1 [18] , and 2) a differentiatorbased analog processing of the output voltage ripple [19] . The input of the converter is connected to a dc voltage source V in , which models the voltage supplied by batteries, in parallel with a high-value input capacitor C in . On the other hand, the output of the converter is connected to a dc current source I out , which models the current consumed by the load, in parallel with a high-value output capacitor C out .
The circuit in Fig. 1 regulates v out around a desired dc voltage V out by operating in BM. Its overall operating principle is represented in Fig. 2 (a)-(c) with two stages that, respectively, last t inactive and t active , and an overall duty cycle D T = t active /T T , where T T = t inactive + t active . In the first stage, the converter is deactivated (i.e., both transistors are in OFF-state), and C out supplies the dc current to the load, thereby decreasing v out . When v out = V out − V hys , the state of the comparator output v cmp changes and the second stage starts. Then, the input energy (mostly coming from C in , but also from V in ) is transferred to the output through a burst of energy pulses, thus increas- ing v out . To do so, a burst of ON/OFF pulses is applied to the gate of the transistors, as shown in Fig. 2 (c) and with more details in Fig. 2(d) . When v out = V out + V hys , the converter is deactivated and the process starts again. Note that the current coming from V in increases during t active , providing a part of the energy required, but it decreases toward zero during t inactive with the recharge of C in . The average value of that current is
During the active period, the converter has two operating phases that, respectively, last t on and t off , with a switching period T s = t on + t off . In the steady state, the duty cycle (i.e., D = t on /T s ) depends on the operating conditions as 1 − V in /V out , assuming CCM and no losses. The switching frequency (i.e., f s = 1/T s ) is fixed and equal to that employed in PWM. In the first phase (MN ON, MP OFF), input energy is stored in L and i L increases, whereas in the second phase (MN OFF, MP ON), the energy accumulated in L is transferred to the output and i L decreases. A current-programmed mode control in CCM is assumed, so that i L has an average of I L 0 (whose value is analyzed herein, so as to maximize the efficiency) and a ripple of ΔI L . The resulting waveforms of v c1 and i L are shown in Fig. 2(d) and (e), respectively; v c2 is the same as v c1 , but with some dead time between them to prevent cross conduction. Using this operating principle, the lower the load current, the lower the equivalent switching frequency (i.e., f s · D T ) and, hence, the lower the effects of the switching losses on the efficiency.
III. THEORETICAL ANALYSIS
Power losses in the dc/dc converter shown in Fig. 1 are analyzed using the equivalent circuit model represented in Fig. 3 , where R S is a shunt resistance to sense i L , R L is the equivalent series resistance (ESR) of L, R C i and R Co are the ESR of C in and C out , respectively, R N and R P are the on-resistances of MN and MP, respectively, C A is the parasitic capacitance at node A (for example, due to the drain-bulk junction capacitance of MN), and C G 1 and C G 2 are the parasitic capacitances at the gate of MN and MP, respectively. The control circuit is assumed to be powered from the output, as usually happens in boost converters, and has a current consumption of I Q,a in active mode and I Q,i in inactive mode, where I Q,i is expected to be much lower than I Q,a.
The circuit in Fig. 3 has three types of power losses [9] : 1) Fixed losses, which are mainly due to the quiescent current of the control circuit; 2) conduction losses, which are generated by the Joule effect involved in the parasitic resistances; and 3) switching losses, which are mostly caused by the charge-discharge process of the parasitic capacitances and the voltage-current overlap in MN during the transitions (with an average transition time of t c ) from ON to OFF and vice versa [20] . The expression of such losses in both active and inactive modes is summarized in Table I , where 2 + R Co , and C eq = C G 1 + C G 2 + C A . As for R eq,a it is assumed that in active mode, i L is mostly provided by C in and that the current through MP is much higher than I out , whereas for R eq,i , it is considered that the current that charges C in in inactive mode is I out V out /V in . Furthermore, C G 1 , C G 2 , and C A have been lumped in one equivalent capacitance C eq , since they have the same charging voltage (i.e., V out ); note that the control circuit is powered from the output and, hence, the gate driving voltage of MN and MP equals V out . Fixed losses due to leakage current of transistors and capacitors, and switching losses due to the body diode of MP during the dead time and to the inductor core have been considered negligible.
The average value of power losses over a whole period (i.e., T T ) can be expressed and approximated (assuming P L,active P L,inactive ) as
where P L,active and P L,inactive are the overall power losses in active and inactive modes, respectively, obtained from where P out is the output power (i.e., V out I out ). According to (2) , η increases with increasing V in and decreases with increasing V out , but slightly depends on I out because the last two terms on the right-hand side in (2) are the least significant factors; this performance will be verified later in Section IV. If we compare converters operating in BM with those that continuously operate in PWM [22] , we realize that the effects of V in and V out on η are similar, but not those of I out since the light-load efficiency of PWM converters significantly decreases with decreasing I out . Equation (2) also shows that η clearly depends on I L 0 , but each power loss component has its own effects on such dependence. This is represented in Fig. 4 as follows: Case (a) corresponds to conduction losses in active mode, where η decreases with increasing I L 0 ; Case (b) corresponds to fixed losses and switching losses due to C eq in active mode, where η increases with increasing I L 0 ; Case (c) corresponds to switching losses due to the voltage-current overlap in active mode together with losses in inactive mode, where η is independent of I L 0 ; and case (d) shows the overall effects with a maximum of efficiency at an optimal value of I L 0 (I L 0,opt ). Taking the derivative of (2) with respect to I L 0 , and then making the result of the derivative equal zero, we can find the value of I L 0 that causes the maximum
which is independent of both I out and V in , but it increases with increasing V out .
IV. EXPERIMENTAL RESULTS
The concept of optimal inductor current has been tested experimentally using a commercial boost dc/dc converter (TPS61252 from Texas Instruments [23] ) that enables adjusting I L 0 from 100 to 1500 mA by an external resistor R LIM ; such a current is measured on-chip through the voltage drop across MP and, hence, R S = 0 in this particular case. In order to have the BM-CCM operation shown in Fig. 2 , it was necessary to place an external comparator (LTC1440 from Linear Technology) between the voltage divider R 1 -R 2 and the feedback (FB) input of the converter, as shown in Fig. 5 . Using this circuit, if v out is lower than the desired voltage, then the comparator output is low, which brings the converter to active mode and, consequently, i L is regulated around I L 0 . Otherwise, if v out is higher than the desired voltage, then the comparator output is high and the converter enters into inactive mode. The comparator LTC1440 is an ultralow-power model with a built-in reference (REF in Fig. 5 ) and a programmable hysteresis that was adjusted to have V hys = 5 mV.
The circuit in Fig. 5 was subjected to different test conditions: 1) Different values of I out (5, 10, and 20 mA) sunk by a dc current source (Agilent B2901), 2) different values of V out (4, 5, and 6 V) set by an appropriate voltage divider R 1 -R 2 and measured by a digital multimeter (Agilent 34410), and 3) different values of V in (2.4, 2.7, and 3.0 V) supplied by a dc voltage source (Agilent E3631A); this range of V in emulates, for instance, that supplied by two cylindrical alkaline primary batteries in series. In all cases, a power analyzer (Yokogawa WT310) measured the average input power with a sampling frequency of 100 kSa/s and an update rate of 5 s. C in and C out were low-ESR tantalum capacitors of 2 × 1 mF and 4 × 2.2 mF, respectively, and L = 2.2 μH.
The operating principle of the circuit in Fig. 5 was first verified by monitoring the voltage waveform at the main nodes using a digital oscilloscope. Fig. 6 shows, for example, the resulting waveforms for V in = 3.0 V, V out = 5.0 V, I out = 10 mA, and I L 0 ≈ 370 mA. The output voltage and the comparator output (i.e., pins #2 and #3 of the TPS61252, respectively) are represented in Fig. 6(a) for several active and inactive periods. Note that the signal at the comparator output is the complementary of that represented in Fig. 2 (b) because this signal is then inverted by the on-chip error amplifier. In Fig. 6(a) , we measured V hys ≈ 6-7 mV and D T = 5%, which agrees with that estimated from I out V out /I L 0 V in . On the other hand, Fig. 6(b) shows the voltage at the switching node A (i.e., pin #7) within one active period; this signal is also the complementary of that represented in Fig. 2(d) since it is inverted through MN. In Fig. 6(b) , we measured f s = 3.7 MHz, instead of the nominal value of 3.25 MHz, and D = 44%, which agrees with that estimated from 1 − ηV in /V out assuming η = 91% (reported later in Fig. 7) . Moreover, the value of D was very stable during the active period, which means that the inductor current was well regulated around I L 0 .
The experimental results of efficiency versus I L 0 are shown in Fig. 7 , for different values of (a) I out , (b) V out , and (c) V in , using V in = 3.0 V, V out = 5.0 V, and I out = 10 mA as default values. The optimal value of I L 0 was independent of both I out [see Fig. 7(a) ] and V in [see Fig. 7(c) ], but it increased with increasing V out [see Fig. 7(b) ], which agrees with (3) . To be precise, I L 0,opt ≈ 340 mA in Fig. 7(a) and (c), and it increased from 255 to 455 mA in Fig. 7(b) . Moreover, the efficiency was almost constant with I out [see Fig. 7(a) ], decreased with increasing V out [see Fig. 7(b) ], and increased with increasing V in [see Fig. 7(c) ], as predicted by (2) . With respect to the case with minimum efficiency (which was found at either the minimum or the maximum value of I L 0 ), the efficiency increased by 6%, 8%, and 7% in Fig. 7(a)-(c) , respectively, when I L 0,opt was applied.
For the same test conditions represented in Fig. 7, Fig. 8 shows the efficiency predicted by (2) using the data available in datasheets; two remarks about Fig. 8: 1 ) C eq and t c were unknown and were initially extracted by fitting (2) to a set of experimental results, and 2) R N and R P were assumed to be dependent on the gate driving voltage of the transistors (i.e., V out ) in Fig. 8(b) [2] , [4] . Figs. 7 and 8 show a very similar response, both qualitatively and quantitatively (see, for example, the values of I L 0,opt and η). Therefore, we can conclude that the model proposed in Section III properly predicts the efficiency of dc/dc converters in BM-CCM at different operating conditions.
V. CONCLUSION
A theoretical analysis and a set of experimental results have demonstrated that dc/dc converters operating in BM-CCM under light-load conditions have an optimal value of inductor current in terms of efficiency. This optimal current is independent of both 1) the input voltage and, hence, of the state (fresh or spent) of the input batteries, and 2) the load current and, hence, of the variability of the current consumption of the electronics to be powered. However, such an optimal current does depend on the desired output voltage. Experimental tests with a commercial boost dc/dc converter operating in BM have shown that the use of the optimal inductor current (of 340 mA at V out = 5 V) provides up to 7% increase in efficiency. DC/DC converters with a hybrid control (i.e., PWM and BM) can make good use of the results presented herein to increase their efficiency under light-load conditions.
